Opportunity Engineering Leadership work from LinkedIn, X, Reddit and Upwork, in one list. Find me work
techroles

Technical Staff Engineer - Verification

Microchip Open · verified Oct 24, 2026
Chandler AustinRoseville +1 Full-time Senior Engineering Leadership

At a glance

Senior Engineering Leadership role at Microchip. Chandler · full-time · $91,000–$232,000 base.

SalaryStated by Microchip
$91,000 – $232,000
Base salary for this role, in USD per year, as published in the posting.
This role, from MicrochipOur estimate for the market: $153,500–$160,000Median $153,500
The range includes the market median of $153,500 for senior engineering leadership roles in Chandler.
Worked out from 5 postings that stated pay, median $153,500. Last updated Oct 21, 2026.
RoleEngineering Leadership
SenioritySenior
LocationChandler
EmploymentFull-time
Base pay$91,000–$232,000
PostedAug 26, 2026 · 8w ago
Also hiring inAustin, Roseville, San Jose
Role brief

techroles summary, based on the employer's posting.

What you'll do

  • Verify complex SoCs and subsystems using constrained-random, formal, and C-based methods
  • Build and maintain reusable UVM test benches, and check RTL, power-aware, and gate-level designs
  • Apply AI/ML-supported verification approaches to improve quality and productivity
  • Align verification plans with emulation and prototyping teams, then coordinate with architecture and design
  • Guide junior engineers as they carry out verification work

What you bring

  • At least twelve and a half years verifying functional behavior in complex SoC designs
  • Strong SystemVerilog, UVM, and formal verification skills, with a record of developing methods and automating tools
  • A bachelor's or master's in electrical or electronic engineering, plus at least twelve years of experience
  • Experience in at least two listed areas, such as CPU subsystems, PCIe, DDR, Ethernet, or security IP

Who this fits

This senior technical role suits an experienced verification engineer who can mentor colleagues and collaborate across architecture, design, emulation, and hardware prototyping teams. The position is based in Chandler, Arizona, and involves travel of up to twenty-five percent.

From the employer

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Visit our careers page to see what exciting opportunities and company perks await!

Job Description:

The FPGA Business Unit of Microchip Technology Inc is seeking an experienced and innovative verification engineer for our team in Chandler, Arizona to work on the verification of our next generation, highly secure, low-power FPGA device products.

Key Responsibilities:

  • Verification of complex subsystems and SoC using an optimal combination of constrained random, formal and C based verification methodologies.
  • Develop and maintain highly reusable UVM based test benches and verification environments.
  • Involve in RTL, power aware and gate level verification.
  • Contribute to quality and productivity be using AI/ML-enabled verification methodologies
  • Collaborate with emulation and hardware prototyping teams to define a unified verification methodology.
  • Collaborate with architecture and design teams to ensure seamless execution and first-silicon success.
  • Mentor junior team members.

Requirements/Qualifications:

Required Qualifications:

  • 12.5+ years in functional verification of complex SoC designs
  • Expertise in System Verilog, UVM, formal verification methodologies
  • Proven experience in methodology development and tool automation.
  • Familiarity with AI/ML-driven EDA tools and scripting for flow integration.
  • Good understanding of SoC architectures – ARM/RISC-V
  • Expertise in at least two of the following domains/peripherals
    • CPU subsystems
    • PCIe Gen3/Gen4/Gen5
    • DDR4/DDR5, LPDDR4X
    • MIPI DSI/CSI
    • Ethernet MAC
    • USB
    • Security and cryptography IPs.
  • Exposure to emulation, hardware prototyping and post-silicon debug
    • Experience with FPGA-based acceleration platforms and simulation/emulation flows.
  • Software & Scripting:
    • Python, TCL/TK, and C/C++ for automation and validation.
  • Tools:
    • Familiarity with Siemens/Cadence/Synopsys verification suites
    • Revision control systems (Git, Perforce, svn).
  • Excellent debug skills
  • Experience working with global cross functional teams
  • Excellent communication and collaboration skills

Preferred Skills:

  • Highly Desirable: Strong understanding of FPGA architecture
  • Experience with coverage-driven verification using ML-based optimizations.
  • Experience in emulation, hardware prototyping and post-silicon debug,
  • Knowledge and exposure to complete SOC RTL to GDS to silicon release flow.

Required Education:

  • BS or MS in Electrical/Electronic Engineering with 12+ years of experience

Travel Time:

0% - 25%

Physical Attributes:

Hearing, Seeing, Talking, Works Alone, Works Around Others

Physical Requirements:

80% sitting, 10% walking, 10% standing

Pay Range:

We offer a total compensation package that ranks among the best in the industry. It consists of competitive base pay, restricted stock units, and quarterly bonus payments. In addition to these components, our package includes health benefits that begin day one, retirement savings plans, and an industry leading ESPP program with a 2 year look back feature. Find more information about all our benefits at the link below:

Benefits of working at Microchip

The annual base salary range for this position, which could be performed in the US, is $91,000 - $232,000.*

*Range is dependent on numerous factors including job location, skills and experience.

Microchip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.

For more information on applicable equal employment regulations, please refer to the Know Your Rights: Workplace Discrimination is Illegal Poster.

To all recruitment agencies: Microchip Technology Inc. does not accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes.

Opportunity

Engineering Leadership work from LinkedIn, X, Reddit and Upwork, in one list.

Each morning you get everything that fits, strongest first.

Engineering Leadership$90k+

Find me work

By the team behind techroles.

Find me work
Opportunity

Engineering Leadership work from LinkedIn, X, Reddit and Upwork, in one list.

Each morning you get everything that fits, strongest first.

Find me work

By the team behind techroles.